


LB46E Block Diagram

Project code: 91.4HK01.A01

PCB P/N :

REVISION : 10307-sc



ICH9M Functional Strap Definitions

ICH9 EDS 642879 Rev.1.5 page 92

Signal	Usage/When Sampled	Comment
HDA_SDOUT	XOR Chain Entrance/ PCIE Port Config1 bit1, Rising Edge of PWROK	Allows entrance to XOR Chain testing when TP3 pulled low.When TP3 not pulled low at rising edge of PWROK,sets bit1 of RPC.PC(Config Registers: offset 224h) . This signal has weak internal pull-down
HDA_SYNC	PCIE config1 bit0, Rising Edge of PWROK.	This signal has a weak internal pull-down. Sets bit0 of RPC.PC(Config Registers:Offset 224h)
GNT2#/ GPIO53	PCIE config2 bit2, Rising Edge of PWROK.	This signal has a weak internal pull-up. Sets bit2 of RPC.PC2(Config Registers:Offset 0224h)
GPIO20	Reserved	This signal should not be pulled high.
GNT1#/ GPIO51	ESI Strap (Server Only) Rising Edge of PWROK	ESI compatible mode is for server platforms only. This signal should not be pulled low for desttop and mobile.
GNT3#/ GPIO55	Top-Block Swap Override. Rising Edge of PWROK.	Sampled low:Top-Block Swap mode(inverts A16 for all cycles targeting FWH BIOS space) . Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT0#: SPI_CS1#/ GPIO58	Boot BIOS Destination Selection 0:1. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers:Offset 3410h:bit 11:10) . GNT0# is MSB, 01-SPI, 10-PCI, 11-LPC.
SPI_MOSI	Integrated TPM Enable, Rising Edge of CLPWROK	Sample low: the Integrated TPM will be disabled. Sample high: the MCH TPM enable strap is sampled low and the TPM Disable bit is clear, the Integrated TPM will be enable.
GPIO49	DMI Termination Voltage, Rising Edge of PWROK.	The signal is required to be low for desktop applications and required to be high for mobile applications.
SATALED#	PCI Express Lane Reversal. Rising Edge of PWROK.	Signal has weak internal pull-up. Sets bit 27 of MPC.LR(Device 28:Function 0:Offset D8)
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode(ICH9 will disable the TCO Timer system reboot feature) . The status is readable via the NO REBOOT bit.
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.
GPIO33/ HDA DOCK _EN#	Flash Descriptor Security Override Strap Rising Edge of PWROK	Sampled low:the Flash Descriptor Security will be overriden. If high,the security measures will be in effect.This should only be enabled in manufacturing environments using an external pull-up resistor.

ICH9M Integrated Pull-up and Pull-down Resistors

ICH9 EDS 642879 Rev.1.5

SIGNAL	Resistor Type/Value
CL_CLK[1:0]	PULL-UP 20K
CL_DATA[1:0]	PULL-UP 20K
CL_RST0#	PULL-UP 20K
DPRSFPVR/GPIO16	PULL-DOWN 20K
ENERGY_DETECT	PULL-UP 20K
HDA_BIT_CLK	PULL-DOWN 20K
HDA_DOCK_EN#/GPIO33	PULL-UP 20K
HDA_RST#	PULL-DOWN 20K
HDA_SDIN[3:0]	PULL-DOWN 20K
HDA_SDOUT	PULL-DOWN 20K
HDA_SYNC	PULL-DOWN 20K
GLAN_DOCK#	The pull-up or pull-down active when configured for native GLAN DOCK# functionality and determined by LAN controller
GNT[3:0]#/GPIO[55,53,51]	PULL-UP 20K
GPIO[20]	PULL-DOWN 20K
GPIO[49]	PULL-UP 20K
LDA[3:0]#/FWH[3:0]#	PULL-UP 20K
LAN_RXD[2:0]	PULL-UP 20K
LDRQ[0]	PULL-UP 20K
LDRQ[1]/GPIO23	PULL-UP 20K
PME#	PULL-UP 20K
PWRBTN#	PULL-UP 20K
SATALED#	PULL-UP 15K
SPI_CS1#/GPIO58/CLGPIO6	PULL-UP 20K
SPI_MOSI	PULL-DOWN 20K
SPI_MISO	PULL-UP 20K
SPKR	PULL-DOWN 20K
TACH_[3:0]	PULL-UP 20K
TP[3]	PULL-UP 20K
USB[11:0][P,N]	PULL-DOWN 15K

Cantiga chipset and ICH9M I/O controller Hub strapping configuration

Montevina Platform Design guide 22339 0.5
page 218

Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	000 = FSB1067 011 = FSB667 010 = FSB800 others = Reserved
CFG[4:3] CFG8 CFG[15:14] CFG[18:17]	Reserved	
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default)
CFG6	iTPM Host Interface	0= The iTPM Host Interface is enabled(Note2) 1=The iTPM Host Interface is disalbed(default)
CFG7	Intel Management engine Crypto strap	0 = Transport Layer Security (TLS) cipher suite with no confidentiality 1 = TLS cipher suite with confidentiality (default)
CFG9	PCIE Graphics Lane	0 = Reverse Lanes,15->0,14->1 ect.. 1= Normal operation(Default):Lane Numbered in order
CFG10	PCIE Loopback enable	0 = Enable (Note 3) 1= Disabled (default)
CFG[13:12]	XOR/ALL	00 = Reserve 10 = XOR mode Enabled 01 = ALLZ mode Enabled (Note 3) 11 = Disabled (default)
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG19	DMI Lane Reversal	0 = Normal operation(Default): Lane Numbered in Order 1 = Reverse Lanes DMI x4 mode[MCH -> ICH]:(3->0,2->1,1->2and0->3 DMI x2 mode[MCH -> ICH]:(3->0,2->1)
CFG20	Digital Display Port (SDVO/DP/iHDMI) Concurrent with PCIE	0 = Only Digital Display Port or PCIE is operational (Default) 1 =Digital display Port and PCIE are operating simulatanuously via the PEG port
SDVO_CTRLDATA	SDVO Present	0 =No SDVO Card Present (Default) 1 = SDVO Card Present
L_DDC_DATA	Local Flat Panel (LFP) Present	0 = LFP Disabled (Default) 1= LFP Card Present; PCIE disabled

NOTE:

- All strap signals are sampled with respect to the leading edge of the (G)MCH Power OK (PWROK) signal.
- iTPM can be disabled by a 'Soft-Strap' option in the Flash-decriptor section of the Firmware. This 'Soft-Strap' is activated only after enabling iTPM via CFG6. Only one of the CFG10/CFG12/CFG13 straps can be enabled at any time.



USB Table

USB	
Pair	Device
0	USB1
1	USB3
2	NC
3	MINIC1
4	WEBCAM
5	NC
6	NC
7	NC
8	NC
9	USB2
10	NC
11	NC

PCIE Routing

LANE1	RTL8111E
LANE2	MiniCard WLAN
LANE3	NC
LANE4	NC
LANE5	NC
LANE6	NC


SMBus





<http://mycomp.su> - Запчасти и комплектующие для ноутбука. Схемы, сервис мануалы, инструкции по разборке ноутбука.



<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
Reference	
Size A3	Document Number LB46E
Date: Monday, October 25, 2010	Sheet 2 of 53






Place them near to the chip (< 0.5")



HOST




Pin Name Strap Description Configuration

CFG20 Digital DisplayPort (SDVO/DP/HDMI) Concurrent with PCIE
Low = Only digital DisplayPort (SDVO/DP/HDMI) or PCIE is operational (default)

High = Digital DisplayPort (SDVO/DP/HDMI) and PCIE are operating simultaneously via the PEG port

<http://mycomp.su> - Запчасти и комплектующие для ноутбука. Схемы, сервис мануалы, инструкции по разборке ноутбука.





The schematic diagram illustrates the power supply section of the SCD7UH03V2K0-GP. It shows the following power rails and their associated components and current consumption:


- AXF:** VCC_AXF, VCC_AXF, VCC_AXF. Current consumption: 124mA.
- SM CK:** VCC_SM CK, VCC_SM CK, VCC_SM CK, VCC_SM CK. Current consumption: 106mA.
- HV:** VCC_TV_LVDS, VCC_TV_LVDS, VCC_TV_LVDS, VCC_TV_LVDS. Current consumption: 1782mA.
- PEG:** VCC_PEG, VCC_PEG, VCC_PEG, VCC_PEG, VCC_PEG. Current consumption: 456mA.
- DVI:** VCC_DMI, VCC_DMI, VCC_DMI, VCC_DMI, VCC_DMI. Current consumption: 456mA.
- VTTLF:** VTTLF, VTTLF, VTTLF. Current consumption: 119mA.



The diagram also shows various passive components, including capacitors (C166, C158, C308, C309, C468, C467, C460, C218, C133, C138, C198, C462) and resistors (R82, R105, R534, R535, R536, R537, R538, R539, R540, R541, R542, R543, R544, R545, R546, R547, R548, R549, R550, R551, R552, R553, R554, R555, R556, R557, R558, R559, R560, R561, R562, R563, R564, R565, R566, R567, R568, R569, R570, R571, R572, R573, R574, R575, R576, R577, R578, R579, R580, R581, R582, R583, R584, R585, R586, R587, R588, R589, R590, R591, R592, R593, R594, R595, R596, R597, R598, R599, R600, R601, R602, R603, R604, R605, R606, R607, R608, R609, R610, R611, R612, R613, R614, R615, R616, R617, R618, R619, R620, R621, R622, R623, R624, R625, R626, R627, R628, R629, R630, R631, R632, R633, R634, R635, R636, R637, R638, R639, R640, R641, R642, R643, R644, R645, R646, R647, R648, R649, R650, R651, R652, R653, R654, R655, R656, R657, R658, R659, R660, R661, R662, R663, R664, R665, R666, R667, R668, R669, R670, R671, R672, R673, R674, R675, R676, R677, R678, R679, R680, R681, R682, R683, R684, R685, R686, R687, R688, R689, R690, R691, R692, R693, R694, R695, R696, R697, R698, R699, R700, R701, R702, R703, R704, R705, R706, R707, R708, R709, R710, R711, R712, R713, R714, R715, R716, R717, R718, R719, R720, R721, R722, R723, R724, R725, R726, R727, R728, R729, R730, R731, R732, R733, R734, R735, R736, R737, R738, R739, R740, R741, R742, R743, R744, R745, R746, R747, R748, R749, R750, R751, R752, R753, R754, R755, R756, R757, R758, R759, R760, R761, R762, R763, R764, R765, R766, R767, R768, R769, R770, R771, R772, R773, R774, R775, R776, R777, R778, R779, R780, R781, R782, R783, R784, R785, R786, R787, R788, R789, R790, R791, R792, R793, R794, R795, R796, R797, R798, R799, R800, R801, R802, R803, R804, R805, R806, R807, R808, R809, R810, R811, R812, R813, R814, R815, R816, R817, R818, R819, R820, R821, R822, R823, R824, R825, R826, R827, R828, R829, R830, R831, R832, R833, R834, R835, R836, R837, R838, R839, R840, R841, R842, R843, R844, R845, R846, R847, R848, R849, R850, R851, R852, R853, R854, R855, R856, R857, R858, R859, R860, R861, R862, R863, R864, R865, R866, R867, R868, R869, R870, R871, R872, R873, R874, R875, R876, R877, R878, R879, R880, R881, R882, R883, R884, R885, R886, R887, R888, R889, R890, R891, R892, R893, R894, R895, R896, R897, R898, R899, R900, R901, R902, R903, R904, R905, R906, R907, R908, R909, R910, R911, R912, R913, R914, R915, R916, R917, R918, R919, R920, R921, R922, R923, R924, R925, R926, R927, R928, R929, R930, R931, R932, R933, R934, R935, R936, R937, R938, R939, R940, R941, R942, R943, R944, R945, R946, R947, R948, R949, R950, R951, R952, R953, R954, R955, R956, R957, R958, R959, R960, R961, R962, R963, R964, R965, R966, R967, R968, R969, R970, R971, R972, R973, R974, R975, R976, R977, R978, R979, R980, R981, R982, R983, R984, R985, R986, R987, R988, R989, R990, R991, R992, R993, R994, R995, R996, R997, R998, R999, R1000).

<http://mycomp.su> - Запчасти и комплектующие для ноутбука. Схемы, сервис мануалы, инструкции по разборке ноутбука.










<http://mycomp.su> - Запчасти и комплектующие для ноутбука. Схемы, сервис мануалы, инструкции по разборке ноутбука.



Title			
LCD CONN			
Size	Document Number	Rev	
	LB46E	SB	
Date:	Monday, December 27, 2010	Sheet 18 of	53




Layout Note:


* Must be a ground return path between this ground and the ground on the VGA connector.

Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.


CRT I/F & CONNECTOR



Hsync & Vsync level shift



DDC_CLK & DATA level shift




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		CRT Connector	
Size	Document Number	Rev	SB
LB46E			
Date:	Monday, December 27, 2010	Sheet	19 of 53

SATA Connector



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

No.	Title	Date	Remarks
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37	...		

HDD

Size	Document Number
------	-----------------

LB46E

Rev

SB


Date: Monday, December 27, 2010

Sheet 20

20 of 53

3

SATA ODD Connector



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

ODD

Size

Document Number



LB46E

Rev

SB

Date: Monday, December 27, 2010

Sheet 21 of 53



5V_S5

C142

SC4D7U10V3KX-GP

29 USB_PWR_EN# >>>

U12

RT9715DGF-GP

74.09715.079

74.00547.A79

5V_USB1_S0


EC32

SCD1U16V2ZY-2GP

DY


5V_USB1_S0

<<< USB_OC# 13




緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.




Title			
USB			
Size	Document Number		Rev
	LB46E		SE
Date:	Monday, December 27, 2010	Sheet 22 of	53




Pin-XTAL2 is External Clock Input Pin.
R3121 is need when using external clock source.




Make sure PCIE Wake# & PCIE_CLK_LAN_RQ1#connected to 10K resistor pull high close to PCH side



Layout Note: Close to U3101 pin C3106 - C3112



Layout Note: Close to U3101 pin C3113&C3114
C3113 value modify to 1uF capacitor



Layout Note: Close to U3101 pin C3115 - C3120

C3122 change to 4.7uF X5R type capacitor

<div> <div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div> </div>			
Title			
RTL8111E			
Size	Document Number	Rev	
A3	LB46E	SB	
Date:	Monday, December 27, 2010	Sheet	23 of 53

- 4



3



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

S

Sheet 24 of 53




[illegible]

Figure 1: Pin connections for the ACES-CON17-GP-U connector. The diagram shows the wiring for two channels of the ACES-CON17-GP-U connector. On the left, a table lists the pin numbers and their corresponding signals: Pin 1 is AUD SPK L+ L, Pin 2 is AUD SPK L+ R, Pin 3 is AUD SPK R+ L, and Pin 4 is AUD SPK R+ R. The wiring shows that Pin 1 is connected to the ACES-CON17-GP-U Pin 1, Pin 2 to Pin 2, Pin 3 to Pin 3, and Pin 4 to Pin 4. The ground connection is shown as a common ground for all channels. The diagram also shows the connection of the ACES-CON17-GP-U connector to the SPK1 connector, which is labeled with the part number 20.F1621.004 and the note 2ND = 20.F1686.004.

Mini Card Connector(WLAN)




Place near MINIC1




<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
MINI CARD			
Size	Document Number	Rev	
LB46E		SE	
Date:	Monday, December 27, 2010	Sheet	26 of 53



TOUCH PAD




<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
Touch pad		
Size	Document Number	Rev
	LB46E	SB
Date:	Monday, December 27, 2010	Sheet 30 of 53

Power and LED Board



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Power Board

Size

Document Number

LB46E



Rev

SB

Date: Monday, December 27, 2010


Sheet 31 of 53

Cover Up Switch



<Core Design>


緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title		SWITCHS	
Size	Document Number	Rev	SB
LB46E		32 of 53	
Date: Monday, December 27, 2010		Sheet 32 of 53	



<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
LED			
Size	Document Number		Rev
	LB46E		SB
Date:	Monday, December 27, 2010	Sheet 33 of	53


Run Power



<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
RUN POWER and 3D3V_AUX_S5			
Size	Document Number	Rev	
	LB46E	SB	
Date:	Monday, December 27, 2010	Sheet	34 of 53







```
SSID = PWR.Plane.Regulator_1p5v0p75v
```





Design Current = 0.7A



State	S3	S5	VDDR	VTTREF	VTT
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off

VDDQSET	VDDQ (V)	VTTREF and VTT	NOTE
GND	2.5	VVDDQSNS/2	DDR
V5IN	1.8	VVDDQSNS/2	DDR2
FB Resistors	Adjustable	VVDDQSNS/2	1.5 V < VVDDQ < 3 V


I/P cap: 10U 25V KCM06 X5R/ R7.10622.52L
Inductor: 0.56uH PQC104AT-R56mN Cyntron DCR:1.8mohm Isat=25Arms 68.R5610.10D
O/P cap: 330U 2.5V EBF5XSD131ER 9mohm 3Arms PANASONIC/ R7.33719.10
H/S: Si8406DN/ POWERPAK-8/ 11.5mOhm/ 14.5mOhm/ 4.5Vgs/ 84.00406.037
L/S: Si8402DN/ POWERPAK-8/ 6.4mOhm/8mohm@4.5Vgs/ 84.00402.037
Switching freq->400KHz




<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
TPS51116 +1.5V S3			
Size	Document Number	Rev	
Custom	LB46E	S	
Date:	Monday, December 27, 2010	Sheet	28 of 23



RT9025 for 1D8V_S0






<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			
DC/DC_1D05V_TPS51218			
Size	Document Number	Rev	
	LB46E	SA	
Date:	Monday, December 27, 2010	Sheet	39 of 53



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		AD/BATT CONN	
Size	Document Number	Rev	SB
Date: Monday, December 27, 2010		Sheet 40 of 53	




<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			EMI/Spring/Boss	
Size	Document Number		LB46E	Rev
				SB
Date:	Thursday, December 02, 2010		Sheet	42 of 53




Check test point



Test Point locate near DIMM Door where can be tested



FAN




Cover Switch




<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
AFTE test point			
Size	Document Number		Rev
	LB46E		SB
Date:	Monday, December 27, 2010	Sheet 43 of 53	

```
SSID = PWR.Plane.Regulator_GFX
```




Del +3VS to 1.8V Transfer for OP 0119 +3VS to 1.8V Transfer



+1.5V to FBVDD Transfer

+1.05V to +1.05V_NV Transfer




+3VS to 3.3V_DELAY Transfer

3.3v (580mA)

VDDR3discharge CKT




71.0N11M.C1U





<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
N11M(1/6) PEG			
Size	Document Number	Rev	
Custom	LB46E	SA	
Date:	Monday, December 27, 2010	Sheet	46 of 53





 <div> 緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. </div>	
Title	
N11M(6/6) POWER	
Size Custom	Document Number LB46E
Rev	SA

